Integrate linux-seco-imx/seco_lf-5.10.y-gm_c61_dev
[C61] add MAX98357A audio support
- audio over SAI3 interface
- sound works only at 48000Hz: this derives from SAI3 assigned clock rate.
- Test details: aplay --device sysdefault:CARD=max98457a /usr/share/sounds/alsa/Noise.wav
--
[i.MX8] add SECO MAX98357A driver config
--
[DRIVER] add MAX98357A codec support
Add support over I2S for i.MX8 SoCs. Also, make it possible to use GPIO from expanders to enable the codec.
--
[C61] add LVDS sn65dsi84 support
- enabled at u-boot: seco_config tool
--
[C61] add eDP sn65dsi86 support
- enabled at u-boot: seco_config tool
--
[C61] add GSM modem support
- enabled at u-boot: seco_config tool
--
[i.MX8] add SECO GSM power manager driver config
--
[DRIVER] add SECO GSM power manager driver
--
[C61] add ov5640 csi support
- enabled at u-boot: seco_config tool
--
[C61] add port1, port2 can + port2 rtc support
- enabled at u-boot: seco_config tool
--
[C61] add port1, port2 rs485 support
- enabled at u-boot: seco_config tool
--
[C61] add port1, port2 rs232 support
- enabled at u-boot: seco_config tool
--
[C61] add port1, port2 gpio support
- enabled at u-boot: seco_config tool
--
[C61] add ecspi support
--
[C61] add eeprom support
--
[C61] add uart1, uart3, uart4 support
--
[C61] add ethernet support
--
[C61] add seco,apx-wdog support
--
[C61] add PWM buzzer support
--
[C61] add lightsensor, accelerometer, gyro support
--
[C61] add flexspi support
--
[C61] add PWM support
--
[C61] add usb support
--
[C61] add pcie support
--
[C61] add gpio expander PCA6416 support
--
[C61] add usdhc1 Murata 1MW support
Murata Type 1MW is based on Infineon CYW43455 chipset and utilizes Broadcom FullMAC WLAN driver.
--
[C61] add usdhc2 SD support
--
[C61] enable early debug uart
--
[C61] add pinctrl groups
--
[C61] add PMIC
--
[C61][DTSI] set MMC enumeration
- internal eMMC --> device 0
- external SD --> device 1
--
[C61] clear dts from reference board peripherals
--
[i.MX8MM][C61] init porting derived from nxp imx8mm-evk
--
[DRIVER] update DSI-to-LVDS SN65DSI84 bridge
- revert to previous bridge registration management: currently, on SoCs MX8M{M,N,P} the DSI host and bridge drivers go into deadlock, both waiting for the other to complete its registration.
- refactor code: clean up, align to DSI-to-eDP SN65DSI86 driver structure