Integrate u-boot-seco-imx/seco_lf_v2021.04_d18-video

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/8e7576e0f219d75a05c280d0839147a7308bc3e9

[D18][BOARD] setup U-Boot video environment

Depending on the board straps, setup the correct video link.

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/558a4c9b4aacf8a75ec21ed105fad6c7fbc4069f

[D18][DTS] add eDP video support

• on CSB79REVB: panel BOE EV156FHM (eDP0 CN60: switch SW6 2-4 position ON, jumper CN18 and CN19 position 1-2)

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/b68f7eab7f701a08a09828ab7b23677495bd2fb5

[D18][BOARD] set eDP BRG enable

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/62414408f1019dcb4f57d9712c2f5f492c290cf1

[D18][DEFCONFIG] add eDP display support

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/0677ded89c89d1af870c82b82e5e582183f77cfd

[DRIVER] video: add TI SN65DSI86 DSI to eDP bridge driver

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/d19e33e9fd9f01c98f89bf881f612e4c8a61ea7e

[D18][ENV] set SPLASHIMAGE_ADDR

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/58b5d692cca6a2bff9be3d0ff6e08f5555b3a7cd

[D18][DTS] add LVDS FHD dual-channel video support

• on CSB79REVB: panel AUO P215HVN01.0 + CV1235/750REVB (LVDS CN14: switch SW6 1-3 and 2-4 position OFF, jumper CN18 position 2-3 and CN19 position 1-2)

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/e5732d31ec5c6d262f8f7c9d07dc728ab07c717d

[D18][BOARD] set LCD0 VDD, BKL enable

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/3a7a80f02c64f48901c980d8175090f0887e97ae

[D18][DEFCONFIG] add LVDS display support

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/2e2c523f532192f23e1d8cc669b7b7c0b3e628d8

[D18][BOARD] fix pad mux configuration

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/651db7e40b29073679bf765138a367b73f262d9c

[D18][DTS] clear reference board peripherals

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/55915d797eab51d0cca984ed7cd54b536a3b4060

[i.MX8MP][DRIVER] configure display clk tree

• add frequency 1039.5M to pll1443x table
• set VIDEO_PLL to 1039.5M
• set AXI_CLK to 500M from SYSTEM_PLL2
• set MIPI_PHY1_REF_CLK to 12M from OSC_24M (for dsi)
• set LDB_CLK to 519.75M from VIDEO_PLL (for lvds)
• configure clk tree differently depending on display:
  • lcdif1 (for dsi): set DISP1_PIX_CLK from VIDEO_PLL
  • lcdif2 (for lvds): set DISP2_CLK from VIDEO_PLL

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/3e66940d7bbc8a65fb03fd7f670bc405fbc4400f

[i.MX8MP][D18][DTS] add i.MX8MP LVDS nodes

REFERENCE: https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/Add-i-MX8MP-LVDS-driver-in-uboot/ta-p/1434826

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/2f1d076c136c5fc38437a9a60a885b9886d8c54b

[DRIVER] video: imx: add i.MX8MP LVDS bridge driver

REFERENCE: https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/Add-i-MX8MP-LVDS-driver-in-uboot/ta-p/1434826

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/3bf383672c38f92f573822e01bd2c025c40973eb

LFU-247-2 video: sec_dsim: Update DPHY PLL PMS and DPHY timing settings

Change to calculate the PLL PMS at runtime for bit_clk, not use hardcode value for 1080p@60 only.

Also update the DPHY timing settings to follow kernel to select values from a pre-setting table.

Signed-off-by: Ye Li ye.li@nxp.com Reviewed-by: Peng Fan peng.fan@nxp.com (cherry picked from commit a2ca81dc77f1e79e4fe6a0369b9f702b2829e8be)

--

Commit: https://git.seco.com/edgehog/bsp/nxp/u-boot-seco-imx/-/commit/b6cf563ec4f999d8a5569df5815221f3c5385b9e

LFU-247-1 imx8m: clock: Add function to get DSI PHY reference clock rate

The D-PHY ref clock source is configurable. We need to know the reference clock rate for D-PHY PLL calculation.

Signed-off-by: Ye Li ye.li@nxp.com Reviewed-by: Peng Fan peng.fan@nxp.com (cherry picked from commit 2560cd096e54d21d5b68fd3cb70e4d3140854bc3)