Skip to content
Snippets Groups Projects
  1. May 16, 2024
  2. May 14, 2024
  3. May 03, 2024
  4. Apr 18, 2024
  5. Apr 12, 2024
    • Gianfranco Mariotti's avatar
      [D18] fine tune phy to pass HDMI CTS · a8c99791
      Gianfranco Mariotti authored and Michele Cirinei's avatar Michele Cirinei committed
      Fine tune hdmi phy to pass HDMI transmitter tests: fix failure on eye mask
      and voltage levels.
      a8c99791
    • Gianfranco Mariotti's avatar
      [i.MX8MP][DRIVER] phy: hdmi: add dts properties to set phy regs · a12ac37d
      Gianfranco Mariotti authored and Michele Cirinei's avatar Michele Cirinei committed
      dts properties:
       - phy-reg<$1>,clk<$2>
         - type: u8
         - <$1>: PHY_REG number
         - <$2>: specific clk-rate in Hz
         - description: set PHY_REG to u8 value for clk-rate
       - phy-reg<$1>
         - type: u8
         - <$1>: PHY_REG number
         - description: set PHY_REG to u8 value, has lower priority than
           clk-rate specific property
      a12ac37d
    • Joy Zou's avatar
      [PATCH] LF-5352: dmaengine: imx-sdma: fix the potential access registers without clock · e70e616a
      Joy Zou authored and Michele Cirinei's avatar Michele Cirinei committed
      
      The issue can be triggered with the sdma pm_runtime false.
      
      If the dma client try to use sdma in boot phase, it may cause
      system hang. The sdma driver really enable clk after sdma load
      firmware, the clk_disable_unused will disable the SDMA1_ROOT_CLK
      before the sdma driver enable clk. This issue will comes if access
      the sdma register when the SDMA1_ROOT_CLK is disable.
      
      This issue is very easy to reproduce with hdmi connected displayer
      on imx7d-sbd board which the i2c will use sdma early before sdma
      firmware loaded and clock enabled.
      
      The client i2c calls dmaengine_prep_slave_single->device_prep_slave_sg
      ->sdma_prep_slave_sg->sdma_config_write->sdma_config_channel to get
      descriptor in boot phase. Then, the function sdma_config_channel will
      access sdma registers. If clk is disable will cause system hang.
      
      This patch adds clk_enable and clk_disable to make sure the clk
      enable before access sdma hardware.
      
      Signed-off-by: default avatarJoy Zou <joy.zou@nxp.com>
      Reviewed-by: default avatarShengjiu Wang <shengjiu.wang@nxp.com>
      Reviewed-by: default avatarDong Aisheng <aisheng.dong@nxp.com>
      Acked-by: default avatarJason Liu <jason.hui.liu@nxp.com>
      e70e616a
  6. Apr 11, 2024
  7. Apr 10, 2024
  8. Mar 27, 2024
  9. Mar 25, 2024
  10. Mar 12, 2024
  11. Mar 08, 2024
  12. Feb 27, 2024
  13. Feb 26, 2024
  14. Feb 21, 2024
Loading