Select Git revision
Search by author
- Any Author
- authors
-
Alessandro Pecugi alessandro.pecugi
-
Andrea Da Col
andrea.dacol
-
Andrii Sosiuk
andrii.sosiuk
-
Carlo Ferriolo carlo.ferriolo
-
Christian Stimming
christian.stimming
-
Christos Karampeazis
-
CI Variables Management Service Account service_account_ci_vars_management
-
Costanza Vasai costanza.vasai
-
Daniel Rinaldi daniel.rinaldi
-
Davide Cardillo
davide.cardillo
-
Dietmar Muscholik dietmar.muscholik
-
Dmitry Petrov dmitry.petrov
-
Elias Radi elias.radi
-
Ettore Chimenti
ektor5
-
Fabio Falsini
fabio.falsini
-
Fabrizio Benvenuti fabrizio.benvenuti
-
Felix Gerking felix.gerking
-
Gianfranco Mariotti
gianfranco.mariotti
-
GitBot
gitbot
-
Git Bot Service Account
service_account_gitbot
- Apr 17, 2019
-
-
Fugang Duan authored
- Add runtime pm support to dynamicly manage the ipg and per clocks. - Put the suspend to suspend_noirq. - Call .pm_runtime_force_suspend() to force runtime pm suspended in .suspend_noirq(). BuildInfo: - SCFW 88456c73, IMX-MKIMAGE 06bc2767, ATF a438801 - U-Boot 2017.03-imx_v2017.03_4.9.51_imx8_beta1+g7953d47 Signed-off-by:
Fugang Duan <fugang.duan@nxp.com> Signed-off-by:
Gao Pan <pandy.gao@nxp.com> Reviewed-by:
Anson Huang <Anson.Huang@nxp.com> During 4.14 rebase added pm_runtime_get_sync/pm_runtime_put around the reading of LPI2C_PARAM. Signed-off-by:
Leonard Crestez <leonard.crestez@nxp.com> (Vipul: Fixed merge conflicts) Signed-off-by:
Vipul Kumar <vipul_kumar@mentor.com>
-
Gao Pan authored
When we do system suspend, the runtime pm will be disabled, but we need to control the PMIC to power on/off the regulator, if the runtime pm is disabled, if will failed to request runtime wakeup. So data transfer will failed. Signed-off-by:
Bai Ping <ping.bai@nxp.com> Signed-off-by:
-
Gao Pan authored
restore pin setting for i2c in suspend/resume Signed-off-by:
Gao Pan <gaopan@freescale.com> (cherry picked from commit 8aed73af218f25e0677b8980b3706246dd68790d) Signed-off-by:
Robin Gong <yibin.gong@nxp.com> Conflicts: drivers/i2c/busses/i2c-imx.c Signed-off-by:
-
Gao Pan authored
Due to the eviation i2c clk settings, the result may less than 100KBps. As a result, some i2c slave works in wrong condition. This patch changes i2c bitrate to 200KBps Signed-off-by:
-
Gao Pan authored
A NACK flag in ISR means i2c bus error. In such codition, there is no need to do read/write operation. It's better to return ISR directly and then stop i2c transfer. Signed-off-by:
-
Gao Pan authored
restore pin setting for i2c in suspend/resume Signed-off-by:
-
gaopan authored
The i2c irq is masked when pcie starts a i2c transfer process during noirq suspend stage. As a result, i2c transfer fails. To solve the problem, IRQF_NO_SUSPEND is added to i2c bus. Signed-off-by:
Gao Pan <b54642@freescale.com> Signed-off-by:
Fugang Duan <B38611@freescale.com> Signed-off-by:
-
Vipul Kumar authored
This patch enable FW_LOADER_USER_HELPER. Without this config imx/sdma/sdma-imx6q.bin firamware is not loaded. Signed-off-by:
Srikanth Krishnakar <Srikanth_Krishnakar@mentor.com>
-
Sandor Yu authored
Add hdmi/dp drm architecture driver. HDMI and DP driver can work in imx8qm ARM2 board. The driver support basic hotplug function. Default working mode is 1080p60. Acked-by:
Robby Cai <robby.cai@nxp.com> Signed-off-by:
Sandor Yu <Sandor.yu@nxp.com> Signed-off-by:
Oliver Brown <oliver.brown@nxp.com> (Vipul: Fixed merge conflicts) Signed-off-by:
-
Daniel Baluta authored
Commit 665ced16 ("MLK-10050 dma: imx-sdma: add support for sdma memory copy") enforces maximum SDMA buffer descriptor length at 65532, but doesn't update period_bytes_max or max_segment size in DMA drivers. Thus, resulting in the following bug: $ arecord -Dhw:0,0 -r 192000 -f S20_3LE -c 1 -d 10 audio192k20b1c.wav imx-sdma: SDMA channel 5: maximum period size exceeded: 65534 > 65532 Signed-off-by:
Daniel Baluta <daniel.baluta@nxp.com> Signed-off-by:
-
Vipul Kumar authored
drivers/dma/pxp/pxp_dma_v3.c: In function ‘pxp_2d_task_config’: drivers/dma/pxp/pxp_dma_v3.c:1449:6: warning: ‘out_fmt’ may be used uninitialized in this function [-Wmaybe-uninitialized] if (rgb_colors[i].format == format) ^ drivers/dma/pxp/pxp_dma_v3.c:2323:19: note: ‘out_fmt’ was declared here uint32_t in_fmt, out_fmt; ^~~~~~~ drivers/dma/pxp/pxp_dma_v3.c:1449:6: warning: ‘in_fmt’ may be used uninitialized in this function [-Wmaybe-uninitialized] if (rgb_colors[i].format == format) ^ drivers/dma/pxp/pxp_dma_v3.c:2323:11: note: ‘in_fmt’ was declared here uint32_t in_fmt, out_fmt; ^~~~~~ Signed-off-by: -
Robby Cai authored
- change from wfe_b to wfe_a, and modifiy register settings to support new flow - the underlying design policy change as follows. in previous flow, when all LUTs are used, the LUT cleanup operation need to wait for all the LUT to finish, it will not happen util last LUT is done. while in new flow, the cleanup operation does not need to wait for all LUTs to finish, instead it can start when there's LUT's done. The saved time is multiple LUT operation time. Signed-off-by:
-
Robby Cai authored
dithering test will met timeout issue on i.MX6ULL platform. to reproduce, run ' /unit_tests/mxc_epdc_v2_fb_test.out -n 17 -d 1 -q 1' Ginger dithering mode "Floyd-Steinberg" and quant_bit 1 imx_epdc_v2_fb 228c000.epdc: PxP operation failed due to timeout imx_epdc_v2_fb 228c000.epdc: Unable to complete PxP update task: dithering process imx_epdc_v2_fb 228c000.epdc: Timed out waiting for update completion This patch corrects the setting (different from V3 on i.MX7D). Signed-off-by:
-
Robby Cai authored
- change setting for wfe_b to support new flow (note there's no wfe_a on i.mx6ull/i.mx6sll, while on i.mx7d wfe_a is used for this purpose) - the underlying design policy change as follows (similar to i.mx7d). in previous flow, when all LUTs are used, the LUT cleanup operation need to wait for all the LUT to finish, it will not happen util last LUT is done. while in new flow, the cleanup operation does not need to wait for all LUTs to finish, instead it can start when there's LUT's done. The saved time is multiple LUT operation time. Signed-off-by:
-
Vipul Kumar authored
As per commit 7eeb6b89 ("timer: Remove init_timer() interface") made changes to convert to use timer_setup(). Signed-off-by:
-
Vipul Kumar authored
clear error message during wifi bootup Signed-off-by:
-
Robin Gong authored
Multi-fifo scripts will change offset of fifo_num from 8 to 12 for enlarging the max watermark from 8 to 128, which could utilize more FIFO space as possible as it can. New 'watermarklevel' defined as below: ;; bit0~11: wartermark level(wml*fifo_number) ;; bit15~12: fifo number ;; bit16~19: fifo offset ;; bit27~24: sw done selector ;; bit23: sw done enabled Signed-off-by:
-
Robin Gong authored
Add multi-fifo script for i.mx6 instead of dual fifo script, because there is one hardware issue inside SSI ip and switch between dual fifo and single fifo could workaroud it, so add multi-fifo scripts. Signed-off-by:
-
Han Xu authored
Switch from dma_coherent API to dma_pool API for APBH dma driver. Got the following warnings with the previous dma_alloc_coherent, alloc_contig_range: [xxx, yyy) PFNs busy This implementation create one dma_pool dedicate for all following dma_alloc and avoid keeping allocate available memories. Signed-off-by:
Han Xu <han.xu@nxp.com> (cherry picked from commit fb65f7c3050346ddc680a75d4162648175438c5e) Signed-off-by:
-
Han Xu authored
update mxs-dma filter function to firstly filter the dma channels only for mxs-dma, rather than checking unrelated dma chans in following code. Signed-off-by:
-
Robin Gong authored
commit 7f3ff14b ("dmaengine: imx-sdma: add 1ms delay to ensure SDMA channel is stopped") add 1ms delay to ensure no dma done interrupt come in after channel disabled. This 1ms may cause SAI underrun issue between two times playback, because ALSA framework stop SAI module after dma terminate, thus the 1ms timing window trigger continuous 'underrun' interrupt. Actually, don't need 1ms delay anymore since virt-dma could handle the interrupt after channel terminated. Signed-off-by:
Shengjiu Wang <shengjiu.wang@nxp.com> Signed-off-by:
-
Robin Gong authored
Since sdma_resume will restore all context in case sdma power off after suspend, sdma_channel_resume does not need to restore again. Besides, 'suspend_off' can be removed too. Signed-off-by:
-
Robin Gong authored
request_firmware_nowait() is async so that can't make sure sdma firmware loaded when sdma_resume return back. Add wait code to make sure firmware ready. Signed-off-by:
-
Robin Gong authored
Context switch mode should be set to static before channel0 running after sdma bootup. Do that after sdma power up again in case mega/fast mix off. Signed-off-by:
-
Jason Liu authored
The swap is swapped between the i.MX8QM RevA and RevB this patch handle this difference to set swap correctly otherwise, the eDMA will not work on the i.MX8QM RevB Signed-off-by:
Jason Liu <jason.hui.liu@nxp.com> Reviewed-by:
-
Robin Gong authored
Add device_synchronize for edma driver, since some driver such as Audio need it to make sure dma done callback never come out after resource related with dma channel free-ed by Audio driver. Android team report such issue on MA-12087. Signed-off-by:
-
Robin Gong authored
Add device_synchronize for edma driver, since some driver such as Audio need it to make sure dma done callback never come out after resource related with dma channel free-ed by Audio driver. Signed-off-by:
-
Leonard Crestez authored
When the sdma engine is suspended firmware might get lost and need to be reloaded. Right now fw_loaded is set to false in suspend code and SDMA is disabled until FW is reloaded on resume. However when entering standby mode the firmware is not lost, the resume code detects this situation and skips reloading firmware and restoring contexts. Unfortunately this incorrectly leaves fw_loaded set to false so SDMA is unusable after a standby. Fix by setting fw_loaded to false at the start of sdma_resume instead of the end of sdma_suspend. This is the point at which we know that firmware was lost and needs reloading. Fixes: c5e50134e7b1 ("MLK-18315-1 dma: imx-sdma: add fw_loaded check") Signed-off-by: -
ivan.liu authored
Add structure dma_buf_phys to store physical address. Add DMA_BUF_IOCTL_PHYS to export physical address. TODO: checkpatch warnings Change-Id: Ib2f24b33462d603f2cbeef975689aaf82447d088 Signed-off-by:
ivan.liu <xiaowen.liu@nxp.com> Signed-off-by:
-
Robin Gong authored
Add new cell for sw_done/sw_done_selector, because PDM need enable software done feature in sdma script. The new fourth cell defined as below: Bit31: sw_done Bit15~bit0: selector For example: 0x80000000 means sw_done enabled for done0 sector which is for PDM on i.mx8mm. TODO: checkpatch warnings Signed-off-by:
-
Robin Gong authored
Avoid touch unused edma channel register in susped/resume, otherwise, kernel crash if XRDC enabled in scfw. Signed-off-by:
-
Robin Gong authored
Return failure if sdma firmware not loaded from rootfs before any dma transfer started indeed. That assume no any dma tranfser started in any driver probe function. Otherwise, some driver such as spi may probe failed or defered probe until sdma firmware loaded from rootfs. Signed-off-by:
-
Robin Gong authored
In SMP, the current running descriptor maybe freeed during done interrupt because 'sdmac->vc.lock' will be unlock before driver callback run, thus 'sdmac->desc' maybe NULL and the memory also freeed if channel terminaed in that time(sdma_terminate_all()), unfortunately, the local 'desc' in sdma_update_channel_loop() which gets the old value of 'sdmac->desc' still used to count 'desc->buftail', that cause memory currupt as below. Check 'sdmac->desc' instead of local 'desc' in the while(), so do nothing in this corner case. That make sense since this channel was already terminated and no one care the callback coming after that. [ 1863.117625] Unable to handle kernel paging request at virtual address bfffa1002 [ 1863.117629] pgd = ffff800008e1e000 [ 1863.117634] [bfffa1002] *pgd=0000000092ae8003, *pud=0000000000000000 [ 1863.117638] Internal error: Oops: 96000005 [#1] PREEMPT SMP [ 1863.117646] Modules linked in: ath10k_pci ath10k_core ath [ 1863.117653] CPU: 0 PID: 23381 Comm: id.printspooler Not tainted 4.9.78 #1 [ 1863.117654] Hardware name: Freescale i.MX8MQ EVK (DT) [ 1863.117657] task: ffff80005249de80 task.stack: ffff8000506e4000 [ 1863.117670] PC is at sdma_int_handler+0x16c/0x34c [ 1863.117674] LR is at sdma_int_handler+0x158/0x34c [ 1863.117677] pc : [<ffff000008549b20>] lr : [<ffff000008549b0c>] pstate: 600001c5 [ 1863.117678] sp : ffff80005ff62eb0 [ 1863.117683] x29: ffff80005ff62eb0 x28: ffff80004e748300 [ 1863.117686] x27: 0000000000000003 x26: 0000000000000001 [ 1863.117690] x25: ffff800056a64018 x24: 0000000000000002 [ 1863.117694] x23: ffff800056a64258 x22: 0000000000000001 [ 1863.117698] x21: 0000000000000000 x20: ffff800056a64258 [ 1863.117701] x19: ffff800056a641b8 x18: 0000000000000008 [ 1863.117705] x17: 0000e2b0dbd9baa4 x16: 0000e2b0dbdd9dd0 [ 1863.117709] x15: 000000000000088e x14: 000000007173d1d8 [ 1863.117713] x13: 0000e2b0b97d1760 x12: 0000e2b0cd0794e0 [ 1863.117716] x11: 0000000000000008 x10: 0000000000000040 [ 1863.117720] x9 : 0000000040000000 x8 : 0012355ad191c9ca [ 1863.117724] x7 : ffffffffa540c8fe x6 : 0000000000000018 [ 1863.117727] x5 : 000000003b9ac9ff x4 : 0000000000000000 [ 1863.117731] x3 : 0000000ffff80000 x2 : 0000000000000000 [ 1863.117735] x1 : 0000000bfffa0000 x0 : 0000000bfffa1000 [ 1863.117737] [ 1863.117737] SP: 0xffff80005ff62e30: Signed-off-by:
-
Robin Gong authored
Fix below issue reported by Coverity, actually, don't need this condition check here, remove it. CID undefined (#1 of 1): Wrong operator used (CONSTANT_EXPRESSION_RESULT)operator_confusion: (16UL /* 1UL << 4 */) | (__u16)(__le16)tcd->csr is always 1/true regardless of the values of its operand. This occurs as the logical first operand of "&&". Signed-off-by:
-
Shengjiu Wang authored
The type IMX_DMATYPE_MULTI_SAI is used for SAI multi-fifo mode, in this mode, the fifo num parameter is configured through dma_slave_config The watermark definition is: bit0~7: wartermark level bit8~11: fifo number bit16~19: fifo offset bit27~24: sw done selector bit23: sw done enabled Signed-off-by:
-
Robin Gong authored
update sdma script for multi fifo SAI on i.mx8MQ. Signed-off-by:
-
Robin Gong authored
Add suspend to save channel registers and resume to restore them back since edmav3 may powered off in suspend. Signed-off-by:
-
Shengjiu Wang authored
update buswidth that is supported by sdma. Signed-off-by:
-
Nicolin Chen authored
The driver already supports DMA_DEV_TO_DEV in sdma_config(), DMA_SLAVE_BUSWIDTH_2_BYTES and DMA_SLAVE_BUSWIDTH_1_BYTE in sdma_prep_slave_sg(). So this patch adds them to the lists. Signed-off-by:
Nicolin Chen <nicoleotsuka@gmail.com> Signed-off-by:
Vinod Koul <vinod.koul@intel.com> Signed-off-by:
-
Robin Gong authored
On i.mx8 mscale B0 chip, AHB/SDMA clock ratio 2:1 can't be supportted, since SDMA clock ration has to be increased to 250Mhz, AHB can't reach to 500Mhz, so use 1:1 instead. TODO: checkpatch warnings Signed-off-by:
-
