Skip to content
Snippets Groups Projects
Commit 746b0f26 authored by Tobias Kahlki's avatar Tobias Kahlki Committed by Tobias Kahlki
Browse files

[D18][MV] Add overlay for Modular Vision carrier board

parent b7859176
No related branches found
No related tags found
1 merge request!200Add drivers and devicetrees for Modular Vision with D18
...@@ -37,6 +37,7 @@ dtbo-$(CONFIG_ARCH_MXC) += \ ...@@ -37,6 +37,7 @@ dtbo-$(CONFIG_ARCH_MXC) += \
seco-imx8mm-c61-video-sn65dsi84.dtbo\ seco-imx8mm-c61-video-sn65dsi84.dtbo\
seco-imx8mm-c61-video-sn65dsi86.dtbo\ seco-imx8mm-c61-video-sn65dsi86.dtbo\
seco-imx8mp-d18-b79.dtbo\ seco-imx8mp-d18-b79.dtbo\
seco-imx8mp-d18-mv.dtbo\
seco-imx8mp-d18-hdmi.dtbo\ seco-imx8mp-d18-hdmi.dtbo\
seco-imx8mp-d18-edp.dtbo\ seco-imx8mp-d18-edp.dtbo\
seco-imx8mp-d18-lvds-fhd.dtbo\ seco-imx8mp-d18-lvds-fhd.dtbo\
......
/*
* Copyright 2024 SECO
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <dt-bindings/clock/imx8mp-clock.h>
#include <dt-bindings/gpio/gpio.h>
/dts-v1/;
/plugin/;
/ {
model = "SECO Modular Vision with i.MX8MPlus LPDDR4 D18";
compatible = "fsl,imx8mp-evk", "seco,imx8mp-d18", "fsl,imx8mp";
/* __________________________________________________________________________
* | |
* | CARRIER BOARD Modular Vision |
* |__________________________________________________________________________|
*/
fragment@0 {
target-path = "/";
__overlay__ {
reg_audio: regulator-soc-audio {
compatible = "regulator-fixed";
regulator-name = "tas2505_supply";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <1800000>;
regulator-always-on;
};
};
};
fragment@1 {
target-path = "/";
__overlay__ {
sound {
status = "okay";
compatible = "simple-audio-card";
simple-audio-card,format = "i2s";
simple-audio-card,name = "tlv-audio";
simple-audio-card,frame-master = <&cpudai>;
simple-audio-card,bitclock-master = <&cpudai>;
cpudai: simple-audio-card,cpu {
sound-dai = <&sai2>;
dai-tdm-slot-num = <2>;
dai-tdm-slot-width = <16>;
};
simple-audio-card,codec {
sound-dai = <&tlvcodec 0>;
};
};
};
};
fragment@2 {
target = <&usb_dwc3_0>;
__overlay__ {
role-switch-default-mode = "host";
};
};
fragment@3 {
target = <&sai2>;
__overlay__ {
assigned-clocks = <&clk IMX8MP_CLK_SAI2>;
assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL2_OUT>;
assigned-clock-rates = <22579200>;
status = "okay";
};
};
fragment@4 {
target = <&usdhc2>;
__overlay__ {
/delete-property/ wp-gpios;
};
};
fragment@5 {
target = <&i2c2>;
__overlay__ {
clock-frequency = <400000>;
};
};
fragment@6 {
target = <&i2c3>;
__overlay__ {
clock-frequency = <400000>;
};
};
fragment@7 {
target = <&i2c5>;
__overlay__ {
tlvcodec: tas2505@18 {
#sound-dai-cells = <0>;
status = "okay";
compatible = "ti,tas2505";
reg = <0x18>;
ldoin-supply = <&reg_audio>;
iov-supply = <&reg_audio>;
av-supply = <&reg_audio>;
dv-supply = <&reg_audio>;
clocks = <&clk IMX8MP_CLK_SAI2_ROOT>;
clock-names = "mclk";
route-on-lineout;
};
/*
* @TODO: The interrupts lead to several kernel panics
* at the moment. Fix the panics and reenable the
* interrupts.
*/
gpio_expander: gpio-expander@43 {
compatible = "psc,pi4io";
reg = <0x43>;
/*
interrupt-controller;
interrupt-parent = <&gpio1>;
interrupts = <6 IRQ_TYPE_EDGE_FALLING>;
#interrupt-cells = <2>;
*/
gpio-controller;
#gpio-cells = <2>;
/*
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_gpio_exp>;
reset-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
*/
status = "okay";
};
temp: lm75b@49 {
compatible = "national,lm75b";
reg = <0x49>;
};
eeprom: 24c64@50 {
compatible = "atmel,24c64";
reg = <0x50>;
pagesize = <32>;
};
};
};
/*
* We have a race-condition when using
* HD mode for RS485 (the DE pin is routed
* via the PCA6416, which is a slow bus
* GPIO chip). Only FD mode works reliable,
* which is why we enable the DE pin per
* default for now.
*/
fragment@8 {
target = <&pca6416>;
__overlay__ {
rs485_de {
gpio-hog;
gpios = <1 GPIO_ACTIVE_HIGH>;
output-high;
};
};
};
};
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment