Skip to content
Snippets Groups Projects
Commit f222a573 authored by Nicola Sparnacci's avatar Nicola Sparnacci
Browse files

[C57][DTS][C57-54] Add support to GPIO expander

parent ec608dfa
No related branches found
No related tags found
1 merge request!150[iMX8QXP][C57] Add support to iMX8QXP SoC and SECO C57 board
...@@ -52,6 +52,7 @@ ...@@ -52,6 +52,7 @@
gpio2 = &gpio2; gpio2 = &gpio2;
gpio3 = &gpio3; gpio3 = &gpio3;
gpio4 = &gpio4; gpio4 = &gpio4;
gpio5 = &gpio5;
}; };
cpus { cpus {
...@@ -285,7 +286,8 @@ ...@@ -285,7 +286,8 @@
IMX8QXP_QSPI0A_SS1_B_LSIO_GPIO3_IO15 0x00000021 IMX8QXP_QSPI0A_SS1_B_LSIO_GPIO3_IO15 0x00000021
/*MUTE AUDIO#*/ /*MUTE AUDIO#*/
IMX8QXP_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO28 0x00000021 IMX8QXP_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO28 0x00000021
/*CN25 I/O*/
IMX8QXP_CSI_PCLK_LSIO_GPIO3_IO00 0x00000021
>; >;
}; };
...@@ -372,6 +374,13 @@ ...@@ -372,6 +374,13 @@
>; >;
}; };
pinctrl_ioexp_grp: ioexp_rst_grp {
fsl,pins = <
IMX8QXP_MIPI_DSI1_I2C0_SDA_LSIO_GPIO1_IO30 0x00000021
IMX8QXP_SAI0_RXD_LSIO_GPIO0_IO27 0x00000021
>;
};
pinctrl_pwm_mipi_lvds0: mipi_lvds0_pwm_grp { pinctrl_pwm_mipi_lvds0: mipi_lvds0_pwm_grp {
fsl,pins = < fsl,pins = <
IMX8QXP_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT 0x00000020 IMX8QXP_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT 0x00000020
...@@ -512,14 +521,157 @@ ...@@ -512,14 +521,157 @@
}; };
gpio0: &lsio_gpio0 { gpio0: &lsio_gpio0 {
gpio-line-names = "",
"ENET1_TD2",
"ENET1_TX_CTL",
"ENET1_TD3",
"ENET1_RXC",
"ENET1_RD3",
"ENET1_RD2",
"ENET1_RD1",
"ENET1_TD0",
"ENET1_TD1",
"ENET1_RD0",
"ENET1_RX_CTL",
"EN_VCC_LCD_SW",
"iMX8_LVDS_BKL_ON",
"ETH0_RST_1V8",
"iMX8_LVDS_PANEL_ON",
"RTC_INT#",
"",
"",
"SECO_CODE_6",
"SAI1_MCLK",
"BT_UART_RXD/TXD",
"BT_UART_TXD/RXD",
"",
"BT_UART_RTS_N/CTS_N",
"BT_SAI0_TXD",
"BT_SAI0_TXC",
"IOEXP_RST#",
"BT_SAI0_TXFS",
"SAI1_RXD",
"SAI1_TXC",
"SAI1_TXFS";
}; };
gpio1: &lsio_gpio1 { gpio1: &lsio_gpio1 {
gpio-line-names = "RTC_SPI_CS_1V8",
"RTC_SPI_MOSI_1V8",
"RTC_SPI_MISO_1V8",
"RTC_SPI_SCLK_1V8",
"M2_WAKE_1V8#",
"WL_IRQ#_1V8",
"CODEC_AUD_RST# ",
"SAI1_TXD",
"WL_EN_1V8",
"M40_I2C0_1V8_SDA",
"M40_I2C0_1V8_SCL",
"M40_UART_TX_1V8",
"M40_UART_RX_1V8",
"ADC_IN_1V8_1",
"ADC_IN_1V8_0",
"UART0_RTS",
"UART0_CTS",
"FLEXCAN1_RX",
"FLEXCAN1_TX",
"UART3_RX",
"UART3_TX",
"UART0_RX",
"UART0_TX",
"UART2_TX",
"UART2_RX";
"DISPLAY_BRG_I2C_SCL",
"DISPLAY_BRG_I2C_SDA",
"PWM1",
"MUTE_AUDIO#",
"eDP_IRQ",
"IOEXP_INT_1V8#",
"PWM2";
}; };
gpio2: &lsio_gpio2 { gpio2: &lsio_gpio2 {
gpio-line-names = "EDP_EN",
"PMIC_I2C_SCL",
"PMIC_I2C_SDA",
"SCU_UART_RX";
}; };
gpio3: &lsio_gpio3 { gpio3: &lsio_gpio3 {
gpio-line-names = "EXP_GPIO_1",
"EN_BCKL_DRV",
"SECO_CODE_5",
"EN_VCC_BKL_SW",
"MIPI_CSI0_MCLK_OUT",
"MIPI_CSI0_I2C0_SCL",
"MIPI_CSI0_I2C0_SDA",
"MIPI_CSI0_EN",
"MIPI_CSI0_RST_B",
"QSPIA_DATA0",
"QSPIA_DATA1",
"QSPIA_DATA2",
"QSPIA_DATA3",
"ETH1_RST_1V8",
"QSPIA_SS0",
"TRRS_PLUG_DETECT",
"QSPIA_SCLK",
"HUB_USB_RST",
"SECO_CODE_0",
"SECO_CODE_1",
"SECO_CODE_2",
"SECO_CODE_3",
"MUX_SEL",
"TOUCH_RST#",
"I2C_TOUCH_INT";
}; };
gpio4: &lsio_gpio4 { gpio4: &lsio_gpio4 {
gpio-line-names = "PCIE_RST#",
"PCIE_CHIP_CLKREQ_B",
"PCIE_WAKE#",
"USB1_PWR_EN#",
"I2C1_SCL",
"USB1_OC# ",
"I2C1_SDA",
"EMMC_CLK",
"EMMC_CMD",
"EMMC_DAT0",
"EMMC_DAT1",
"EMMC_DAT2",
"EMMC_DAT3",
"EMMC_DAT4",
"EMMC_DAT5",
"EMMC_DAT6",
"EMMC_DAT7",
"EMMC_STROBE",
"EMMC_RST_B",
"SECO_CODE_4",
"WD_EN",
"WD_TRG",
"RS-485_DIR",
"SDIO_WIFI_CLK",
"SDIO_WIFI_CMD",
"SDIO_WIFI_D0",
"SDIO_WIFI_D1",
"SDIO_WIFI_D2",
"SDIO_WIFI_D3",
"ENET0_TXC",
"ENET0_TX_CTL",
"ENET0_TD0";
};
gpio5: &lsio_gpio5 {
gpio-line-names = "ENET0_TD1",
"ENET0_TD2",
"ENET0_TD3",
"ENET0_RXC",
"ENET0_RX_CTL",
"ENET0_RD0",
"ENET0_RD1",
"ENET0_RD2",
"ENET0_RD3",
"LAN_INT#",
"ENET_MDIO",
"ENET_MDC";
}; };
&lpuart0 { &lpuart0 {
...@@ -657,6 +809,37 @@ gpio4: &lsio_gpio4 { ...@@ -657,6 +809,37 @@ gpio4: &lsio_gpio4 {
reg = <0x31>; reg = <0x31>;
reg-val = <0xf1 0xc4 0x3b 0x03 0x7f 0xe0 0x01>; reg-val = <0xf1 0xc4 0x3b 0x03 0x7f 0xe0 0x01>;
}; };
pca6416: gpio@20 {
compatible = "ti,tca6416";
reg = <0x20>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ioexp_grp>;
reset-gpios = <&gpio0 27 GPIO_ACTIVE_LOW>;
interrupt-parent = <&gpio1>;
interrupts = <30 IRQ_TYPE_NONE>;
gpio-controller;
interrupt-controller;
#interrupt-cells = <2>;
#gpio-cells = <2>;
gpio-line-names = "GPIO_EXP_P0_0",
"GPIO_EXP_P0_1",
"GPIO_EXP_P0_2",
"GPIO_EXP_P0_3",
"GPIO_EXP_P0_4",
"GPIO_EXP_P0_5",
"GPIO_EXP_P0_6",
"GPIO_EXP_P0_7",
"GPIO_EXP_P1_0",
"GPIO_EXP_P1_1",
"GPIO_EXP_P1_2",
"GPIO_EXP_P1_3",
"GPIO_EXP_P1_4",
"GPIO_EXP_P1_5",
"GPIO_EXP_P1_6",
"GPIO_EXP_P1_7";
};
}; };
// Bluetooth // Bluetooth
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment