-
Nicolas Ferre authored
When using CP15 cache operations (c7), we make sure that Rd (r0) is actually 0 as ARM 926 TRM is saying. Signed-off-by:
Nicolas Ferre <nicolas.ferre@atmel.com>
a2a571b7
Code owners
Assign users and groups as approvers for specific file changes. Learn more.