Skip to content
Snippets Groups Projects
Select Git revision
  • 444d66a23c1f1e4c4d12aed4812681d0ad835d60
  • seco_lf-6.6.52-2.2.1 default protected
  • integrate/gitlab-ci/use-board-only-instead-codename-and-board-in-the-configuration/into/seco_lf-5.10.y
  • integrate/gitlab-ci/oleksii/fix-mtk-misc-artifacts/into/seco_lf-6.6.52-2.2.1
  • seco_lf-6.6.52-2.2.1-tr8mp-dtb
  • seco_lf-6.6.52-2.2.1-tr8mp-fpga
  • integrate/gitlab-ci/use-board-only-instead-codename-and-board-in-the-configuration/into/seco_lf-6.6.52-2.2.1
  • seco_lf-6.6.52-2.2.1-tr8mp-rv3028
  • seco_lf-6.6.52-2.2.1-tr8mp-mcu
  • seco_lf-6.6.23-2.0.0_e39-e83-p4-devicetree
  • integrate/gitlab-ci/cleaos-894-rename-distros-into-build-tergets/into/seco_lf-5.10.y
  • integrate/gitlab-ci/cleaos-894-rename-distros-into-build-tergets/into/seco_lf-6.6.52-2.2.1
  • seco_lf-5.10.y protected
  • seco_lf-6.6.52-2.2.1_e88-dev
  • seco_lf-6.6.52-2.2.1_ov5640-mx95-dev
  • seco_lf-6.6.52-2.2.1-tr8mp-rgb-defconfig
  • seco_lf-6.6.52-2.2.1-tr8mp-dev
  • seco_lf-6.6.52-2.2.1-tr8mp-dtbo
  • seco_lf-6.6.52-2.2.1_stm32g0-dev
  • seco_lf-6.6.52-2.2.1_remove-mwifiex_d18
  • seco_lf-6.6.52-2.2.1_e88-dbg-uart-dev
  • lf-6.6.52-2.2.1
  • lf-6.1.55-2.2.1
  • lf-6.6.3-1.0.0
  • lf-6.6.3-imx95-er2
  • lf-6.1.55-2.2.0
  • lf-6.6.y-imx95-er1
  • lf-5.15.71-2.2.2
  • lf-6.1.36-2.1.0
  • lf-5.15.71-2.2.1
  • lf-6.1.22-2.0.0
  • lf-6.1.1-1.0.1
  • rel_imx_5.4.24_2.1.4
  • rel_imx_4.9.88_2.0.13
  • rel_imx_4.14.98_2.3.5
  • lf-6.1.1-1.0.0
  • rel_imx_5.4.3_2.0.2
  • lf-5.15.71-2.2.0
  • lf-5.10.72-2.2.3
  • lf-5.15.52-2.1.0
  • imx_5.15.52_imx8ulp_er1
41 results

pasid.h

Blame
  • user avatar
    Zenghui Yu authored and Joerg Roedel committed
    As per Intel vt-d spec, Rev 3.0 (section 10.4.45 "Virtual Command Response
    Register"), the status code of "No PASID available" error in response to
    the Allocate PASID command is 2, not 1. The same for "Invalid PASID" error
    in response to the Free PASID command.
    
    We will otherwise see confusing kernel log under the command failure from
    guest side. Fix it.
    
    Fixes: 24f27d32 ("iommu/vt-d: Enlightened PASID allocation")
    Signed-off-by: default avatarZenghui Yu <yuzenghui@huawei.com>
    Acked-by: default avatarLu Baolu <baolu.lu@linux.intel.com>
    Link: https://lore.kernel.org/r/20210227073909.432-1-yuzenghui@huawei.com
    
    
    Signed-off-by: default avatarJoerg Roedel <jroedel@suse.de>
    444d66a2
    History
    Code owners
    Assign users and groups as approvers for specific file changes. Learn more.
    pasid.h 4.05 KiB
    /* SPDX-License-Identifier: GPL-2.0 */
    /*
     * pasid.h - PASID idr, table and entry header
     *
     * Copyright (C) 2018 Intel Corporation
     *
     * Author: Lu Baolu <baolu.lu@linux.intel.com>
     */
    
    #ifndef __INTEL_PASID_H
    #define __INTEL_PASID_H
    
    #define PASID_RID2PASID			0x0
    #define PASID_MIN			0x1
    #define PASID_MAX			0x100000
    #define PASID_PTE_MASK			0x3F
    #define PASID_PTE_PRESENT		1
    #define PASID_PTE_FPD			2
    #define PDE_PFN_MASK			PAGE_MASK
    #define PASID_PDE_SHIFT			6
    #define MAX_NR_PASID_BITS		20
    #define PASID_TBL_ENTRIES		BIT(PASID_PDE_SHIFT)
    
    #define is_pasid_enabled(entry)		(((entry)->lo >> 3) & 0x1)
    #define get_pasid_dir_size(entry)	(1 << ((((entry)->lo >> 9) & 0x7) + 7))
    
    /* Virtual command interface for enlightened pasid management. */
    #define VCMD_CMD_ALLOC			0x1
    #define VCMD_CMD_FREE			0x2
    #define VCMD_VRSP_IP			0x1
    #define VCMD_VRSP_SC(e)			(((e) >> 1) & 0x3)
    #define VCMD_VRSP_SC_SUCCESS		0
    #define VCMD_VRSP_SC_NO_PASID_AVAIL	2
    #define VCMD_VRSP_SC_INVALID_PASID	2
    #define VCMD_VRSP_RESULT_PASID(e)	(((e) >> 8) & 0xfffff)
    #define VCMD_CMD_OPERAND(e)		((e) << 8)
    /*
     * Domain ID reserved for pasid entries programmed for first-level
     * only and pass-through transfer modes.
     */
    #define FLPT_DEFAULT_DID		1
    
    /*
     * The SUPERVISOR_MODE flag indicates a first level translation which
     * can be used for access to kernel addresses. It is valid only for
     * access to the kernel's static 1:1 mapping of physical memory — not
     * to vmalloc or even module mappings.
     */
    #define PASID_FLAG_SUPERVISOR_MODE	BIT(0)
    #define PASID_FLAG_NESTED		BIT(1)
    
    /*
     * The PASID_FLAG_FL5LP flag Indicates using 5-level paging for first-
     * level translation, otherwise, 4-level paging will be used.
     */
    #define PASID_FLAG_FL5LP		BIT(1)
    
    struct pasid_dir_entry {
    	u64 val;
    };
    
    struct pasid_entry {
    	u64 val[8];
    };
    
    #define PASID_ENTRY_PGTT_FL_ONLY	(1)
    #define PASID_ENTRY_PGTT_SL_ONLY	(2)
    #define PASID_ENTRY_PGTT_NESTED		(3)
    #define PASID_ENTRY_PGTT_PT		(4)
    
    /* The representative of a PASID table */
    struct pasid_table {
    	void			*table;		/* pasid table pointer */
    	int			order;		/* page order of pasid table */
    	u32			max_pasid;	/* max pasid */
    	struct list_head	dev;		/* device list */
    };
    
    /* Get PRESENT bit of a PASID directory entry. */
    static inline bool pasid_pde_is_present(struct pasid_dir_entry *pde)
    {
    	return READ_ONCE(pde->val) & PASID_PTE_PRESENT;
    }
    
    /* Get PASID table from a PASID directory entry. */
    static inline struct pasid_entry *
    get_pasid_table_from_pde(struct pasid_dir_entry *pde)
    {
    	if (!pasid_pde_is_present(pde))
    		return NULL;
    
    	return phys_to_virt(READ_ONCE(pde->val) & PDE_PFN_MASK);
    }
    
    /* Get PRESENT bit of a PASID table entry. */
    static inline bool pasid_pte_is_present(struct pasid_entry *pte)
    {
    	return READ_ONCE(pte->val[0]) & PASID_PTE_PRESENT;
    }
    
    extern unsigned int intel_pasid_max_id;
    int intel_pasid_alloc_id(void *ptr, int start, int end, gfp_t gfp);
    void intel_pasid_free_id(u32 pasid);
    void *intel_pasid_lookup_id(u32 pasid);
    int intel_pasid_alloc_table(struct device *dev);
    void intel_pasid_free_table(struct device *dev);
    struct pasid_table *intel_pasid_get_table(struct device *dev);
    int intel_pasid_get_dev_max_id(struct device *dev);
    struct pasid_entry *intel_pasid_get_entry(struct device *dev, u32 pasid);
    int intel_pasid_setup_first_level(struct intel_iommu *iommu,
    				  struct device *dev, pgd_t *pgd,
    				  u32 pasid, u16 did, int flags);
    int intel_pasid_setup_second_level(struct intel_iommu *iommu,
    				   struct dmar_domain *domain,
    				   struct device *dev, u32 pasid);
    int intel_pasid_setup_pass_through(struct intel_iommu *iommu,
    				   struct dmar_domain *domain,
    				   struct device *dev, u32 pasid);
    int intel_pasid_setup_nested(struct intel_iommu *iommu,
    			     struct device *dev, pgd_t *pgd, u32 pasid,
    			     struct iommu_gpasid_bind_data_vtd *pasid_data,
    			     struct dmar_domain *domain, int addr_width);
    void intel_pasid_tear_down_entry(struct intel_iommu *iommu,
    				 struct device *dev, u32 pasid,
    				 bool fault_ignore);
    int vcmd_alloc_pasid(struct intel_iommu *iommu, u32 *pasid);
    void vcmd_free_pasid(struct intel_iommu *iommu, u32 pasid);
    #endif /* __INTEL_PASID_H */