Skip to content
Snippets Groups Projects
Commit c292e86d authored by Gianfranco Mariotti's avatar Gianfranco Mariotti
Browse files

[D18] enable spi

* enable RTC PCF2123
* enable ecspi/flexspi eeprom on B79 carrier (CN68, CN69, CN43)
parent 18419b19
No related branches found
No related tags found
No related merge requests found
......@@ -130,11 +130,39 @@
&ecspi2 {
#address-cells = <1>;
#size-cells = <0>;
fsl,spi-num-chipselects = <1>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
fsl,spi-num-chipselects = <3>;
pinctrl-names = "default","default-gpio";
pinctrl-0 = <&pinctrl_ecspi2>, <&pinctrl_ecspi2_cs>;
cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>, <&gpio5 13 GPIO_ACTIVE_LOW>, <&gpio3 20 GPIO_ACTIVE_LOW>;
status = "okay";
rtc: pcf2123@0 {
compatible = "nxp,rtc-pcf2123";
reg = <0>;
#address-cells = <1>;
#size-cells = <1>;
spi-max-frequency = <1000000>;
spi-cs-high;
status = "okay";
};
flash1: flash-mx1@1 {
compatible = "macronix,mx25u6435f", "jedec,spi-nor";
reg = <1>;
#address-cells = <1>;
#size-cells = <1>;
spi-max-frequency = <25000000>;
status = "okay";
};
flash2: flash-mx2@2 {
compatible = "macronix,mx25u6435f", "jedec,spi-nor";
reg = <2>;
#address-cells = <1>;
#size-cells = <1>;
spi-max-frequency = <25000000>;
status = "okay";
};
};
&eqos {
......@@ -191,6 +219,17 @@
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_flexspi0>;
status = "okay";
flash_qspi: flash-qspi@0 {
compatible = "macronix,mx25u6435f", "jedec,spi-nor";
reg = <0>;
#address-cells = <1>;
#size-cells = <1>;
spi-max-frequency = <25000000>;
spi-rx-bus-width = <4>;
spi-tx-bus-width = <4>;
status = "okay";
};
};
&flexcan1 {
......@@ -687,6 +726,8 @@
pinctrl_ecspi2_cs: ecspi2cs {
fsl,pins = <
MX8MP_IOMUXC_SAI5_RXFS__GPIO3_IO19 0x40000
MX8MP_IOMUXC_SAI5_RXC__GPIO3_IO20 0x40000
MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13 0x40000
>;
};
......@@ -748,7 +789,8 @@
pinctrl_flexspi0: flexspi0grp {
fsl,pins = <
MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK 0x1c2
MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B 0x82
MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16 0x82 /* QSPIA_SS1# */
MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B 0x82 /* QSPIA_SS0#*/
MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00 0x82
MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01 0x82
MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02 0x82
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment