Skip to content
Snippets Groups Projects
Commit 2b5da785 authored by Sam Crossman's avatar Sam Crossman
Browse files

[C61][iMX8] Initial Kernel 5.10 support for C61

parent 55276fc3
No related branches found
No related tags found
1 merge request!91[C61][iMX8] Initial Kernel 5.10 support for C61
Expand all Hide whitespace changes
Inline Side-by-side
Showing
with 4199 additions and 3 deletions
arch/arm64/boot/dts/seco/Makefile
+ 2
− 1
View file @ 2b5da785
......@@ -5,7 +5,8 @@
dtb-$(CONFIG_ARCH_MXC) += seco-imx8qm-c26.dtb\
seco-imx8mq-c20.dtb\
seco-imx8mq-c12.dtb\
seco-imx8qm-c43.dtb
seco-imx8qm-c43.dtb \
seco-imx8mm-c61.dtb
dts-dirs += overlays
subdir-y := $(dts-dirs)
......
arch/arm64/boot/dts/seco/include/seco-imx8mm-pinfunc.h 0 → 100644
+ 629
− 0
View file @ 2b5da785
This diff is collapsed.
arch/arm64/boot/dts/seco/include/seco-imx8mm.dtsi 0 → 100644
+ 1532
− 0
View file @ 2b5da785
This diff is collapsed.
arch/arm64/boot/dts/seco/overlays/Makefile
+ 14
− 2
View file @ 2b5da785
......@@ -24,8 +24,20 @@ dtbo-$(CONFIG_ARCH_MXC) += \
seco-imx8qm-c43-hdmi-lvds.dtbo\
seco-imx8qm-c43-hdmi-sn65dsi86-lvds.dtbo\
seco-imx8qm-c43-hdmiin.dtbo\
seco-imx8qm-c43-lvds-sn65dsi86.dtbo
seco-imx8qm-c43-lvds-sn65dsi86.dtbo \
seco-imx8mm-c61-modem.dtbo \
seco-imx8mm-c61-ov5640.dtbo \
seco-imx8mm-c61-port1-can.dtbo \
seco-imx8mm-c61-port1-gpios.dtbo \
seco-imx8mm-c61-port1-rs232.dtbo \
seco-imx8mm-c61-port1-rs485.dtbo \
seco-imx8mm-c61-port2-can.dtbo \
seco-imx8mm-c61-port2-gpios.dtbo \
seco-imx8mm-c61-port2-rs232.dtbo \
seco-imx8mm-c61-port2-rs485.dtbo \
seco-imx8mm-c61-video-sn65dsi84.dtbo \
seco-imx8mm-c61-video-sn65dsi86.dtbo \
#
# seco-imx8qm-c26-dp.dtbo\
# seco-imx8qm-c26-lvds-single.dtbo\
......
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-modem-overlay.dts 0 → 100644
+ 37
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | MODEM |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&usb_uab_switch_on>;
__overlay__ {
regulator-always-on;
regulator-boot-on;
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-ov5640-overlay.dts 0 → 100644
+ 50
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","seco,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | OV5640 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&ov5640_mipi>;
__overlay__ {
status = "okay";
};
};
fragment@2 {
target = <&mipi_csi_1>;
__overlay__ {
status = "okay";
};
};
fragment@3 {
target = <&csi1_bridge>;
__overlay__ {
status = "okay";
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port1-can-overlay.dts 0 → 100644
+ 39
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | CAN PORT1 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&ecspi1>;
__overlay__ {
status = "okay";
can_spi1: mcp258x@0 {
status = "okay";
};
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port1-gpios-overlay.dts 0 → 100644
+ 44
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
#include "../include/seco-imx8mm-pinfunc.h"
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | GPIOs PORT1 |
* |__________________________________________________________________________|
*/
fragment@0 {
target = <&pinctrl_io_header_p1>;
__overlay__ {
fsl,pins = <
MX8MM_IOMUXC_ECSPI1_SCLK_GPIO5_IO6 0x19
MX8MM_IOMUXC_ECSPI1_MOSI_GPIO5_IO7 0x19
MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x19
MX8MM_IOMUXC_ECSPI1_MISO_GPIO5_IO8 0x19
>;
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port1-rs232-overlay.dts 0 → 100644
+ 35
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | RS232 PORT1 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&uart3>;
__overlay__ {
status = "okay";
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port1-rs485-overlay.dts 0 → 100644
+ 37
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | RS485 PORT1 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&uart3>;
__overlay__ {
status = "okay";
linux,rs485-enabled-at-boot-time;
rs485-rx-during-tx;
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port2-can-overlay.dts 0 → 100644
+ 57
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | CAN PORT2 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&reg_rst_en>;
__overlay__ {
status = "disabled";
};
};
fragment@2 {
target = <&ecspi2>;
__overlay__ {
status = "okay";
can_spi1: mcp258x@0 {
status = "okay";
};
};
};
fragment@3 {
target = <&ecspi2>;
__overlay__ {
status = "okay";
rtc: pcf2123@1 {
status = "okay";
};
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port2-gpios-overlay.dts 0 → 100644
+ 44
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
#include "../include/seco-imx8mm-pinfunc.h"
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | GPIOs PORT2 |
* |__________________________________________________________________________|
*/
fragment@0 {
target = <&pinctrl_io_header_p2>;
__overlay__ {
fsl,pins = <
MX8MM_IOMUXC_ECSPI2_SCLK_GPIO5_IO10 0x19
MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11 0x19
MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13 0x19
MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12 0x19
>;
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port2-rs232-overlay.dts 0 → 100644
+ 35
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | RS232 PORT2 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&uart4>;
__overlay__ {
status = "okay";
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-port2-rs485-overlay.dts 0 → 100644
+ 38
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","fsl,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | RS485 PORT1 |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&uart4>;
__overlay__ {
status = "okay";
linux,rs485-enabled-at-boot-time;
rs485-rx-during-tx;
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-video-sn65dsi84-overlay.dts 0 → 100644
+ 131
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <dt-bindings/drm_mipi_dsi.h>
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","seco,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | WiFi |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&lcdif>;
__overlay__ {
status = "okay";
};
};
fragment@2 {
target = <&panel_simple_lvds>;
__overlay__ {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
bus-format = <24>;
bus-flags = <0x11>;
bpc = <8>;
width-mm = <68>;
height-mm = <121>;
display-timings {
native-mode = <&lvds_timing0>;
lvds_timing0: lvds-timin0 {
clock-frequency = <160000000>;
hactive = <1920>;
vactive = <1080>;
hfront-porch = <88>;
hsync-len = <44>;
hback-porch = <148>;
vfront-porch = <4>;
vsync-len = <5>;
vback-porch = <36>;
hsync-active = <0>;
vsync-active = <0>;
pixelclk-active = <0>;
};
};
port {
panel_in: endpoint {
remote-endpoint = <&bridge_to_panel>;
};
};
};
};
fragment@3 {
target = <&adv_bridge>;
__overlay__ {
#address-cells = <1>;
#size-cells = <0>;
lvds,datamap = "jeida";
lvds,dual-channel;
lvds,preserve-dsi-timings;
/*include/drm/drm_mipi_dsi.h*/
dsi,mode-flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_LPM)>;
clocks = <&si5351a 0>;
status = "okay";
port@0 {
reg = <0>;
bridge_to_mipi: endpoint {
remote-endpoint = <&mipi_to_bridge>;
};
};
port@1 {
reg = <1>;
bridge_to_panel: endpoint {
remote-endpoint = <&panel_in>;
};
};
};
};
fragment@4 {
target = <&mipi_dsi>;
__overlay__ {
status = "okay";
port@1 {
mipi_to_bridge: endpoint {
remote-endpoint = <&bridge_to_mipi>;
attach-bridge;
};
};
};
};
fragment@5 {
target = <&si5351a>;
__overlay__ {
status = "okay";
clkout0 {
silabs,pll-spread_spectrum-1_5;
};
};
};
};
arch/arm64/boot/dts/seco/overlays/seco-imx8mm-c61-video-sn65dsi86-overlay.dts 0 → 100644
+ 116
− 0
View file @ 2b5da785
/*
* Copyright 2017 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/plugin/;
/ {
compatible = "fsl,imx8mm-evk","seco,seco-imx8mm-c61", "fsl,imx8mm";
/* __________________________________________________________________________
* | |
* | WiFi |
* |__________________________________________________________________________|
*/
fragment@1 {
target = <&lcdif>;
__overlay__ {
status = "okay";
};
};
fragment@2 {
target = <&panel_simple_edp>;
__overlay__ {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
bus-format = <24>;
bus-flags = <0x11>;
bpc = <8>;
width-mm = <68>;
height-mm = <121>;
display-timings {
native-mode = <&lvds_timing0>;
lvds_timing0: lvds-timin0 {
clock-frequency = <164000000>;
hactive = <1920>;
vactive = <1080>;
hfront-porch = <48>;
hsync-len = <32>;
hback-porch = <142>;
vfront-porch = <3>;
vsync-len = <6>;
vback-porch = <11>;
hsync-active = <0>;
vsync-active = <0>;
pixelclk-active = <0>;
};
};
port {
panel_in: endpoint {
remote-endpoint = <&bridge_to_panel>;
};
};
};
};
fragment@3 {
target = <&edp_bridge>;
__overlay__ {
compatible = "ti,sn65dsi86";
adi,dsi-lanes = <4>;
#address-cells = <1>;
#size-cells = <0>;
si-result = <0xB0 0x78>,
<0xb4 0x7c>,
<0xb8 0x5c>,
<0xbc 0x5c>;
status = "okay";
port@0 {
reg = <0>;
bridge_to_mipi: endpoint {
remote-endpoint = <&mipi_to_bridge>;
};
};
port@1 {
reg = <1>;
bridge_to_panel: endpoint {
remote-endpoint = <&panel_in>;
};
};
};
};
fragment@4 {
target = <&mipi_dsi>;
__overlay__ {
status = "okay";
port@1 {
mipi_to_bridge: endpoint {
remote-endpoint = <&bridge_to_mipi>;
attach-bridge;
};
};
};
};
};
arch/arm64/boot/dts/seco/seco-imx8mm-c61.dts 0 → 100644
+ 1345
− 0
View file @ 2b5da785
This diff is collapsed.
arch/arm64/configs/seco_imx8_linux_defconfig
+ 6
− 0
View file @ 2b5da785
......@@ -527,6 +527,11 @@ CONFIG_MEDIA_PLATFORM_SUPPORT=y
# CONFIG_DVB_NET is not set
CONFIG_MEDIA_USB_SUPPORT=y
CONFIG_USB_VIDEO_CLASS=y
CONFIG_USB_SUPPORT=y
CONFIG_USB_SERIAL_WWAN=y
CONFIG_USB_NET_QMI_WWAN=y
CONFIG_USB_NET_DRIVERS=y
CONFIG_USB_SERIAL_OPTION=y
CONFIG_V4L_PLATFORM_DRIVERS=y
CONFIG_VIDEO_MXC_CAPTURE=y
CONFIG_VIDEO_MX8_CAPTURE=y
......@@ -1005,3 +1010,4 @@ CONFIG_BRCMFMAC_SDIO=y
CONFIG_WLAN_VENDOR_NXP=y
CONFIG_DRM_SECO_SN65DSI86=y
CONFIG_MHDP_HDMIRX=y
CONFIG_SECO_GSM_POWER_MANAGER=m
drivers/seco/Kconfig
+ 6
− 0
View file @ 2b5da785
......@@ -61,4 +61,10 @@ config SECO_PWM_GEN
If unsure, say Y.
config SECO_GSM_POWER_MANAGER
tristate "SECO GSM modem power management"
depends on ARCH_MXC
help
This option enables support for SECO GSM modem power management.
endmenu
drivers/seco/Makefile
+ 2
− 0
View file @ 2b5da785
......@@ -15,3 +15,5 @@ obj-$(CONFIG_SECO_PWM_GEN) += pwm_generic.o
obj-$(CONFIG_BACKLIGHT_MP3385) += mp3385_bl.o
obj-$(CONFIG_SECO_GSM_POWER_MANAGER) += gsm-modem.o
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment