Skip to content
Snippets Groups Projects
Commit 160cee4c authored by Gianfranco Mariotti's avatar Gianfranco Mariotti
Browse files

[D18] add PCIe support

* for test on carrier B79: connector CN32 - jumper CN67 position 3-5
parent c292e86d
No related branches found
No related tags found
No related merge requests found
......@@ -523,6 +523,7 @@ wifi_wake_host {
&pcie_ep{
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pcie>;
reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
ext_osc = <1>;
clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
<&clk IMX8MP_CLK_PCIE_AUX>,
......@@ -833,10 +834,8 @@ MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08 0x16
pinctrl_pcie: pciegrp {
fsl,pins = <
MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B 0x61 /* open drain, pull up */
MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06 0x41
MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07 0x41
MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21 0x1c4
MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B 0x61 /* open drain, pull up */
MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07 0x19
>;
};
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment