Skip to content
Snippets Groups Projects
Commit 994f7d1f authored by Dmitry Petrov's avatar Dmitry Petrov
Browse files

[IMX8MM][MYON2] Remove unused ssc_state_video_pll()

It was removed in commit 778ca51a [IMX8MM][MYON2] Remove Trizeps related stuff
parent 682bbfea
No related branches found
No related tags found
No related merge requests found
...@@ -125,27 +125,6 @@ static int fracpll_configure(enum pll_clocks pll, u32 freq) ...@@ -125,27 +125,6 @@ static int fracpll_configure(enum pll_clocks pll, u32 freq)
return 0; return 0;
} }
void ssc_state_video_pll(bool enable, u32 ssc_reg)
{
enum pll_clocks pll = ANATOP_VIDEO_PLL;
void *pll_base_video;
u32 value;
if(enable)
value = ssc_reg;
else
value = 0;
pll_base_video = &ana_pll->video_pll1_gnrl_ctl;
writel(value, pll_base_video + 12);
printf("%s: Writing 0x%08x to 0x%p (pll %d)\n", __func__, value,
pll_base_video +12, pll);
// Enable clkout on VideoPLL1 out, devided by 16
// writel(0x012F0000, 0x30360128);
return;
}
#ifdef CONFIG_SPL_BUILD #ifdef CONFIG_SPL_BUILD
void dram_pll_init(ulong pll_val) void dram_pll_init(ulong pll_val)
{ {
......
...@@ -26,8 +26,6 @@ DECLARE_GLOBAL_DATA_PTR; ...@@ -26,8 +26,6 @@ DECLARE_GLOBAL_DATA_PTR;
#include "fuse_cfg.h" #include "fuse_cfg.h"
extern void ssc_state_video_pll(bool enable, u32 ssc_reg);
extern struct dram_timing_info dram_timing_v1r1; extern struct dram_timing_info dram_timing_v1r1;
extern struct dram_timing_info dram_timing_v1r2_1GB_K4F8E304HB; extern struct dram_timing_info dram_timing_v1r2_1GB_K4F8E304HB;
extern struct dram_timing_info dram_timing_v1r2_1GB_K4F8E3S4HD; extern struct dram_timing_info dram_timing_v1r2_1GB_K4F8E3S4HD;
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment